# ATOMIC LAYER-DEPOSITED LaAIO<sub>3</sub> FILMS FOR GATE DIELECTRICS

5

10

15

## Related Applications

This application is a Divisional of U.S. Application No. 10/137,499 filed May 2, 2002 which is incorporated herein by reference.

This application is related to the following, co-pending, commonly assigned applications, incorporated herein by reference:

- U.S. Application Serial No. 10/081,439, entitled: "Evaporated LaAlO<sub>3</sub> Films for Gate Dielectrics,"
- U.S. Application Serial No. 10/137,058, entitled: "Atomic Layer Deposition and Conversion,"
- U.S. Application Serial No. 10/137,168, entitled: "Atomic Layer of AlO<sub>x</sub> for ULSI Gate Atomic Layer Deposition for Gate Dielectric Layer," and
- U.S. Application Serial No. 09/797,324, entitled: "Methods, Systems, and Apparatus for Uniform Chemical-Vapor Depositions."

## Field of the Invention

20

The invention relates to semiconductor devices and device fabrication.

Specifically, the invention relates to gate dielectric layers of transistor devices and their method of fabrication.

### Background of the Invention

25

The semiconductor device industry has a market driven need to improve speed performance, improve its low static (off-state) power requirements, and adapt to a wide range of power supply and output voltage requirements for it silicon based microelectronic products. In particular, in the fabrication of transistors, there is continuous pressure to reduce the size of devices such as transistors. The ultimate goal is

to fabricate increasingly smaller and more reliable integrated circuits (ICs) for use in products such as processor chips, mobile telephones, or memory devices such as DRAMs. The smaller devices are frequently powered by batteries, where there is also pressure to reduce the size of the batteries, and to extend the time between battery charges. This forces the industry to not only design smaller transistors, but to design them to operate reliably with lower power supplies.

Currently, the semiconductor industry relies on the ability to reduce or scale the dimensions of its basic devices, primarily, the silicon based metal-oxide-semiconductor field effect transistor (MOSFET). A common configuration of such a transistor is shown in Figure 1. While the following discussion uses Figure 1 to illustrate a transistor from the prior art, one skilled in the art will recognize that the present invention could be incorporated into the transistor shown in Figure 1 to form a novel transistor according to the invention. The transistor 100 is fabricated in a substrate 110 that is typically silicon, but could be fabricated from other semiconductor materials as well. The transistor 100 has a first source/drain region 120 and a second source/drain region 130. A body region 132 is located between the first source/drain region and the second source/drain region, where the body region 132 defines a channel of the transistor with a channel length 134. A gate dielectric, or gate oxide 140 is located on the body region 132 with a gate 150 located over the gate dielectric. Although the gate dielectric can be formed from materials other than oxides, the gate dielectric is typically an oxide, and is commonly referred to as a gate oxide. The gate may be fabricated from polycrystalline silicon (polysilicon), or other conducting materials such as metal may be used.

In fabricating transistors to be smaller in size and reliably operating on lower power supplies, one important design criteria is the gate dielectric 140. The mainstay for forming the gate dielectric has been silicon dioxide, SiO<sub>2</sub>. A thermally grown amorphous SiO<sub>2</sub> layer provides an electrically and thermodynamically stable material, where the interface of the SiO<sub>2</sub> layer with underlying Si provides a high quality interface as well as superior electrical isolation properties. In typical processing, use of SiO<sub>2</sub> on Si has provided defect charge densities on the order of 10<sup>10</sup>/cm<sup>2</sup>, midgap interface state densities

i.

5

10

15

20

of approximately 10<sup>10</sup>/cm<sup>2</sup> eV, and breakdown voltages in the range of 15 MV/cm. With such qualities, there would be no apparent need to use a material other than SiO<sub>2</sub>, but with increased scaling, other requirements for gate dielectrics create the need to find other dielectric materials to be used for a gate dielectric.

5

What is needed is an alternate dielectric material for forming a gate dielectric that has a high dielectric constant relative to SiO<sub>2</sub>, and is thermodynamically stable with respect to silicon such that forming the dielectric on a silicon layer will not result in SiO<sub>2</sub> formation, or diffusion of material, such as dopants, into the gate dielectric from the underlying silicon layer.

10

15

20

#### Summary of the Invention

A solution to the problems as discussed above is addressed in the present invention. In accordance with the present invention, a method of forming a gate dielectric on a transistor body region includes the atomic layer deposition of an amorphous film containing LaAlO<sub>3</sub> on the transistor body region. The ALD formation of the LaAlO<sub>3</sub> film is performed by pulsing a lanthanum containing precursor into a reaction chamber containing a substrate, pulsing a first oxygen containing precursor into the reaction chamber, pulsing an aluminum containing precursor into the reaction chamber, and pulsing a second oxygen containing precursor into the reaction chamber. Each precursor is pulsed into the reaction chamber for a selected time period. A length of time for pulsing each precursor is selected according to the precursor used. Between each precursor pulsing, precursor excess and reaction by-products are removed from the reaction. The LaAlO<sub>3</sub> film thickness is controlled by repeating for a number of cycles the pulsing of the lanthanum containing precursor, the first oxygen containing precursor, the aluminum containing precursor, and the second oxygen containing precursor until the desired thickness is formed.

25

A transistor is fabricated on a substrate by forming two source/drain regions separated by a body region, pulsing a  $La(thd)_3$  (thd = 2,2,6,6- tetramethyl-3,5-heptanedione) source gas into a reaction chamber containing the substrate, pulsing ozone

into the reaction chamber, pulsing a trimethylaluminium,  $Al(CH_3)_3$ , source gas into the reaction chamber, and pulsing water vapor into the reaction chamber. Controlling the processing temperatures, and the number of cycles of the lanthanum precursor and the number of cycles of the aluminum precursor provides the capability to form a film composition having a predetermined dielectric constant. A DMEAA, an adduct of alane  $(AlH_3)$  and dimethylehtylamine  $[N(CH_3)_2(C_2H_5)]$ , source gas can be used in place of the trimethylaluminium source gas.

Advantageously, these methods can be used to further form a memory array where the process of forming the memory array is adapted to form gate dielectrics in accordance with the present invention. Additionally, an information handling system can be formed using the methods of the present invention, wherein a memory array fabricated in conjunction with fabricating a processor is formed to include transistors having gate dielectrics containing LaAlO<sub>3</sub>. These gate dielectrics are formed by the ALD processing of a lanthanum sequence and a aluminum sequence for a number of cycles to provide a film containing LaAlO<sub>3</sub>.

In accordance with the present invention, a transistor having two source/drain regions separated by a body region includes an amorphous gate dielectric containing LaAlO<sub>3</sub> located above the body region between the two source/drain regions. The gate dielectric may be essentially composed of LaAlO<sub>3</sub> or it may also contain  $Al_2O_3$ , and  $La_2O_3$ . Depending on its composition, the dielectric constant of the gate dielectric can range from about 9 to about 30. Depending on its composition, the gate dielectric can have a thickness corresponding to an equivalent oxide thickness ( $t_{eq}$ ) in the range from about 1.5 Angstroms to about 5 Angstroms, in addition to larger  $t_{eq}$  values.

Advantageously, a memory array includes a number of transistors having two source/drain regions separated by a body region with an amorphous gate dielectric containing LaAlO<sub>3</sub> located above the body region between the two source/drain regions. These transistors provide the memory array with an array of transistors having gate dielectrics with equivalent oxide thickness ( $t_{eq}$ ) in the range from about 1.5 Angstroms to about 5 Angstroms, providing transistors operable at reduced voltage levels.

<u>.</u> ۲

5

10

15

20

Additionally, an information handling device, such as a computer, includes a processor and a memory array having a number of transistors with two source/drain regions separated by a body region that includes an amorphous gate dielectric containing LaAlO<sub>3</sub> located above the body region between the two source/drain regions.

5

These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.

## Brief Description of the Drawings

Figure 1 depicts a common configuration of a transistor.

15

10

Figure 2A depicts an atomic layer deposition system for processing a LaAlO<sub>3</sub> film in accordance with the present invention.

Figure 2B depicts a gas-distribution fixture of an atomic layer deposition chamber for processing a LaAlO<sub>3</sub> film in accordance with the present invention.

20

Figure 3 depicts a flow diagram of elements of a method to process a LaAlO<sub>3</sub> film in accordance with the present invention.

Figure 4 depicts a configuration of a transistor capable of being fabricated in accordance with the present invention.

Figure 5 depicts a perspective view of a personal computer incorporating devices made in accordance with the present invention.

25

Figure 6 depicts a schematic view of a central processing unit incorporating devices made in accordance with the present invention.

Figure 7 shows a schematic view of a DRAM memory device in accordance with the present invention.

## Detailed Description of the Preferred Embodiments

In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.

10

15

5

The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors.

20

25

The term "horizontal" as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term "vertical" refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as "on", "side" (as in "sidewall"), "higher", "lower", "over" and "under" are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.

A gate dielectric 140 of Figure 1, when operating in a transistor, has both a physical gate dielectric thickness and an equivalent oxide thickness ( $t_{eq}$ ). The equivalent oxide thickness quantifies the electrical properties, such as capacitance, of a gate dielectric 140 in terms of a representative physical thickness.  $t_{eq}$  is defined as the thickness of a theoretical  $SiO_2$  layer that would be required to have the same capacitance density as a given dielectric, ignoring leakage current and reliability considerations.

A SiO<sub>2</sub> layer of thickness, t, deposited on a Si surface as a gate dielectric will also have a  $t_{eq}$  larger than its thickness, t. This  $t_{eq}$  results from the capacitance in the surface channel on which the SiO<sub>2</sub> is deposited due to the formation of a depletion/inversion region. This depletion/inversion region can result in  $t_{eq}$  being from 3 to 6 Angstroms (Å) larger than the SiO<sub>2</sub> thickness, t. Thus, with the semiconductor industry driving to someday scale the gate dielectric equivalent oxide thickness,  $t_{eq}$ , to under 10 Å, the physical thickness requirement for a SiO<sub>2</sub> layer used for a gate dielectric would be need to be approximately 4 to 7 Å.

Additional requirements on a SiO<sub>2</sub> layer would depend on the gate electrode used in conjunction with the SiO<sub>2</sub> gate dielectric. Using a conventional polysilicon gate would result in an additional increase in t<sub>eq</sub> for the SiO<sub>2</sub> layer. This additional thickness could be eliminated by using a metal gate electrode, though metal gates are not currently used in complementary metal-oxide-semiconductor field effect transistor (CMOS) technology. Thus, future devices would be designed towards a physical SiO<sub>2</sub> gate dielectric layer of about 5 Å or less. Such a small thickness requirement for a SiO<sub>2</sub> oxide layer creates additional problems.

Silicon dioxide is used as a gate dielectric, in part, due to its electrical isolation properties in a SiO<sub>2</sub> - Si based structure. This electrical isolation is due to the relatively large band gap of SiO<sub>2</sub> (8.9 eV) making it a good insulator from electrical conduction. Signification reductions in its band gap would eliminate it as a material for a gate dielectric. As the thickness of a SiO<sub>2</sub> layer decreases, the number of atomic layers, or monolayers of the material in the thickness decreases. At a certain thickness, the number of monolayers will be sufficiently small that the SiO<sub>2</sub> layer will not have a complete

5

10

15

20

arrangement of atoms as in a larger or bulk layer. As a result of incomplete formation relative to a bulk structure, a thin  $SiO_2$  layer of only one or two monolayers will not form a full band gap. The lack of a full band gap in a  $SiO_2$  gate dielectric would cause an effective short between an underlying Si channel and an overlying polysilicon gate. This undesirable property sets a limit on the physical thickness to which a  $SiO_2$  layer can be scaled. The minimum thickness due to this monolayer effect is thought to be about 7-8 Å. Therefore, for future devices to have a  $t_{eq}$  less than about 10 Å, other dielectrics than  $SiO_2$  need to be considered for use as a gate dielectric.

For a typical dielectric layer used as a gate dielectric, the capacitance is determined as one for a parallel plate capacitance:  $C = \kappa \epsilon_0 A/t$ , where  $\kappa$  is the dielectric constant,  $\epsilon_0$  is the permittivity of free space, A is the area of the capacitor, and t is the thickness of the dielectric. The thickness, t, of a material is related to  $t_{eq}$  for a given capacitance with the dielectric constant of  $SiO_2$ ,  $\kappa_{ox} = 3.9$ , associated with  $t_{eq}$ , as

$$t = (\kappa/\kappa_{ox}) t_{eq} = (\kappa/3.9) t_{eq}$$
.

15

20

25

10

5

Thus, materials with a dielectric constant greater than that of  $SiO_2$ , 3.9, will have a physical thickness that can be considerably larger than a desired  $t_{eq}$ , while providing the desired equivalent oxide thickness. For example, an alternate dielectric material with a dielectric constant of 10 could have a thickness of about 25.6 Å to provide a  $t_{eq}$  of 10 Å, not including any depletion/inversion layer effects. Thus, the reduced equivalent oxide thickness of transistors can be realized by using dielectric materials with higher dielectric constants than  $SiO_2$ .

The thinner equivalent oxide thickness, t<sub>eq</sub>, required for lower transistor operating voltages and smaller transistor dimensions may be realized by a significant number of materials, but additional fabricating requirements makes determining a suitable replacement for SiO<sub>2</sub> difficult. The current view for the microelectronics industry is still for Si based devices. This requires that the gate dielectric employed be grown on a silicon substrate or silicon layer, which places significant restraints on the substitute dielectric material. During the formation of the dielectric on the silicon layer, there exists

the possibility that a small layer of  $SiO_2$  could be formed in addition to the desired dielectric. The result would effectively be a dielectric layer consisting of two sublayers in parallel with each other and the silicon layer on which the dielectric is formed. In such a case, the resulting capacitance would be that of two dielectrics in series. As a result, the  $t_{eq}$  of the dielectric layer would be the sum of the  $SiO_2$  thickness and a multiplicative factor of the thickness of the dielectric being formed. Thus, if a  $SiO_2$  layer is formed in the process, the  $t_{eq}$  is again limited by a  $SiO_2$  layer. In the event, that a barrier layer is formed between the silicon layer and the desired dielectric in which the barrier layer prevents the formation of a  $SiO_2$  layer, the  $t_{eq}$  would be limited by the layer with the lowest dielectric constant. However, whether a single dielectric layer with a high dielectric constant or a barrier layer with a higher dielectric constant than  $SiO_2$  is employed, the layer interfacing with the silicon layer must provide a high quality interface to maintain a high channel carrier mobility.

In a recent article by G. D. Wilk et al., <u>Journal of Applied Physics</u>, vol. 89: no. 10, pp. 5243-5275 (2001), material properties of high dielectric materials for gate dielectrics were discussed. Among the information disclosed was the viability of Al<sub>2</sub>O<sub>3</sub> as a substitute for SiO<sub>2</sub>. Al<sub>2</sub>O<sub>3</sub> was disclosed has having favourable properties for use as a gate dielectric such as high band gap, thermodynamic stability on Si up to high temperatures, and an amorphous structure. In addition, Wilk disclosed that forming a layer of Al<sub>2</sub>O<sub>3</sub> on silicon does not result in a SiO<sub>2</sub> interfacial layer. However, the dielectric constant of Al<sub>2</sub>O<sub>3</sub> is only 9, where thin layers may have a dielectric constant of about 8 to about 10. Though the dielectric constant of Al<sub>2</sub>O<sub>3</sub> is in an improvement over SiO<sub>2</sub>, a higher dielectric constant for a gate dielectric is desirable. Other dielectrics and their properties discussed by Wilk include

	Material	Dielectric Constant	Band gap	Crystal Structure(s)
		(κ)	E <sub>g</sub> (eV)	
8	SiO <sub>2</sub>	3.9	8.9	Amorphous
	Si <sub>3</sub> N <sub>4</sub>	7	5.1	Amorphous

5

10

15

20

Al <sub>2</sub> O <sub>3</sub>	9	8.7	Amorphous
Y <sub>2</sub> O <sub>3</sub>	15	5.6	Cubic
La <sub>2</sub> O <sub>3</sub>	30	4.3	Hexagonal, Cubic
Ta <sub>2</sub> O <sub>3</sub>	26	4.5	Orthorhombic
TiO <sub>2</sub>	80	3.5	Tetrag. (rutile, anatase)
HfO <sub>2</sub>	25	5.7	Mono., Tetrag., Cubic
ZrO <sub>2</sub>	25	7.8	Mono., Tetrag., Cubic

One of the advantages using SiO<sub>2</sub> as a gate dielectric has been that the formation of the SiO<sub>2</sub> layer results is an amorphous gate dielectric. Having an amorphous structure for a gate dielectric is advantageous because grain boundaries in polycrystalline gate dielectrics provide high leakage paths. Additionally, grain size and orientation changes throughout a polycrystalline gate dielectric can cause variations in the film's dielectric constant. The abovementioned material properties including structure are for the materials in a bulk form. The materials having the advantage of a high dielectric constants relative to SiO<sub>2</sub> also have the disadvantage of a crystalline form, at least in a bulk configuration. The best candidates for replacing SiO<sub>2</sub> as a gate dielectric are those with high dielectric constant, which can be fabricated as a thin layer with an amorphous form.

In co-pending, commonly assigned U.S. patent applications: entitled "Evaporated LaAlO<sub>3</sub> Films for Gate Dielectrics," serial number 10/081,439, LaAlO<sub>3</sub> is disclosed as a replacement for SiO<sub>2</sub> as material for forming gate dielectrics and other dielectric films in electronic devices such as MOS transistors. This application disclosed, among other things, forming layers of LaAlO<sub>3</sub> on silicon by electron beam evaporation of dry pellets of Al<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub> using two electron guns controlled by two rate monitors. Controlling the rates for evaporating the dry pellets of Al<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub> allows for the formation of a gate dielectric having a composition with a predetermined dielectric constant. The predetermined dielectric constant will range from the dielectric constant of Al<sub>2</sub>O<sub>3</sub> to the dielectric constant of La<sub>2</sub>O<sub>3</sub>, depending on the composition of the film.

5

10

15

20

Films substantially consisting of LaAlO<sub>3</sub> film could be obtained on silicon providing an amorphous dielectric layer with a dielectric constant between 21 and 24. Other reports indicate that LaAlO<sub>3</sub> film can be grown by metal-organic chemical-vapor-deposition method, volatile surfactant-assisted metal-organic chemical-vapor-deposition method, pulsed-laser depositions method, and rf magnetron sputtering method.

In accordance with the present invention, layers of LaAlO, can be deposited on silicon using atomic layer deposition (ALD), also known as atomic layer epitaxy (ALE). ALD was developed in the early 1970's as a modification of chemical vapor deposition (CVD) and is also called "alternatively pulsed-CVD." In ALD, gaseous precursors are introduced one at a time to the substrate surface mounted within a reaction chamber (or reactor). This introduction of the gaseous precursors takes the form of pulses of each gaseous precursor. Between the pulses, the reaction chamber is purged with an inert gas or evacuated. In the first pulsing phase, reaction with the substrate occurs with the precursor saturatively chemisorbed at the substrate surface. Subsequent purging removes precursor excess from the reaction chamber. The second pulsing phase introduces another precursor on the substrate where the growth reaction of the desired film takes place. Subsequent to the film growth reaction, reaction byproducts and precursor excess are purged from the reaction chamber. For favourable precursor chemistry where the precursors adsorb and react with each other on the substrate aggressively, one ALD cycle can be preformed in less than one second in properly designed flow type reaction chambers. Typically, precursor pulse times range from about 0.5 sec to about 2 to 3 seconds.

Advantageously, in ALD, the saturation of all the reaction and purging phases or steps makes the growth self-limiting. This self-limiting growth results in large area uniformity and conformality, which has important applications for such cases as planar substrates, deep trenches, and in the processing of porous silicon and high surface area silica and alumina powders. Significantly, ALD provides for controlling film thickness in a straightforward, simple manner by controlling the number of growth cycles.

5

10

15

20

ALD was originally developed to manufacture luminescent and dielectric films needed in electroluminescent displays. Significant efforts have been made to apply ALD to the growth of doped zinc sulfide and alkaline earth metal sulfide films. Additionally, ALD has been studied for the growth of different epitaxial II-V and II-VI films, nonepitaxial crystalline or amorphous oxide and nitride films and multilayer structures of these. There also has been considerable interest towards the ALD growth of silicon and germanium films, but due to the difficult precursor chemistry, this has not been very successful.

The precursors may be gaseous, liquid or solid. However, liquid or solid precursors must be volatile. The vapor pressure must be high enough for effective mass transportation. Also, solid and some liquid precursors need to be heated inside the reaction chamber and introduced through heated tubes to the substrates. The necessary vapor pressure must be reached at a temperature below the substrate temperature to avoid the condensation of the precursors on the substrate. Due to the self-limiting growth mechanisms of ALD, relatively low vapor pressure solid precursors can be used though evaporation rates may somewhat vary during the process because of changes in their surface area.

There are several requirements for precursors used in ALD. The precursors must be thermally stable at the substrate temperature because their decomposition would destroy the surface control and accordingly the advantages of the ALD method which relies on the reactant of the precursor at the substrate surface. Of course, a slight decomposition, if slow compared to the ALD growth, can be tolerated.

The precursors have to chemisorb on or react with the surface, though the interaction between the precursor and the surface as well as the mechanism for the adsorption is different for different precursors. The molecules at the substrate surface must react aggressively with the second precursor to form the desired solid film. Additionally, precursors should not react with the film to cause etching, and precursors should not dissolve in the film. Using highly reactive precursors in ALD contrasts with the selection of precursors for conventional CVD.

5

10

15

20

The by-products in the reaction must be gaseous in order to allow their easy removal from the reaction chamber. Further, the by-products should not react or adsorb on the surface.

In accordance with the present invention, a LaAlO, film is formed on a substrate mounted in a reaction chamber by pulsing a lanthanum containing precursor into the reaction chamber followed by pulsing a first oxygen containing precursor, and by pulsing an aluminum containing precursor into the reaction chamber followed by pulsing a second oxygen containing precursor into the reaction chamber. Between each pulsing, a purging gas is introduced into the reaction chamber. Pulsing a lanthanum containing precursor into the reaction chamber followed by pulsing a first oxygen containing precursor with subsequent purging after each pulsing constitutes a lanthanum sequence. Similarly, pulsing an aluminum containing precursor into the reaction chamber followed by pulsing a second oxygen containing precursor into the reaction chamber with subsequent purging after each pulsing constitutes an aluminum sequence. The selection of the first oxygen containing precursor depends upon the lanthanum containing precursor pulsed into the chamber, and likewise, the second oxygen containing precursor depends upon the aluminum precursor pulsed into the chamber. Additionally, different purging gases can be employed for the lanthanum sequence and the aluminum sequence. Furthermore, pulsing each precursor into the reaction chamber is individually controlled for a predetermined period, where the predetermined period for each precursor differs according to the nature of the precursor.

The precursors are selected such that performing one lanthanum sequence followed by an aluminum sequence completes one cycle of ALD deposition of a LaAlO<sub>3</sub> layer. The thickness of this LaAlO<sub>3</sub> layer will depend on the precursors used, the period of the pluses, and the processing temperature. A LaAlO<sub>3</sub> film with a predetermined thickness is formed by repeating for a number of cycles the lanthanum sequence and the aluminum sequence. Once a LaAlO<sub>3</sub> film with the desired thickness is formed, the LaAlO<sub>3</sub> film is annealed.

5

10

15

20

In an embodiment of the present invention, precursor gases are used to form LaAlO<sub>3</sub> films as a gate dielectric on a transistor body. Alternately, solid or liquid precursors can be used in an appropriately designed reaction chamber. ALD formation of other materials is disclosed in co-pending, commonly assigned U.S. patent applications: entitled "Atomic Layer Deposition and Conversion," serial number 10/137,058, and "Atomic Layer of AlO<sub>x</sub> for ULSI Gate Atomic Layer Deposition for Gate Dielectric Layer," serial number 10/137,168.

Figure 2A depicts elements of an atomic layer deposition system for processing a LaAlO<sub>3</sub> film in accordance with the present invention. The elements depicted are those elements necessary for discussion of the present invention such that those skilled in the art may practice the present invention without undue experimentation. A further discussion of the ALD reaction chamber can be found in co-pending, commonly assigned U.S. patent applications: entitled "Methods, Systems, and Apparatus for Uniform Chemical-Vapor Depositions," serial number 09/797,324, incorporated herein by reference. In Figure 2A, a substrate 210 is placed inside a reaction chamber 220 of ALD system 200. Also located within the reaction chamber 220 is a heating element 230 which is thermally coupled to substrate 210 to control the substrate temperature. A gas-distribution fixture 240 introduces precursor gases to the substrate 210. Each precursor gas originates from individual gas sources 251, 252, 253, 254 whose flow is controlled by mass-flow controllers 256, 257, 258, 259, respectively. The gas sources 251-254 provide a precursor gas either by storing the precursor as a gas or by providing a location and apparatus for evaporating a solid or liquid material to form the selected precursor gas.

Also included in the ALD system are purging gas sources 261, 262, each of which is coupled to mass-flow controllers 266, 267, respectively. The gas sources 251-254 and the purging gas sources 261-262 are coupled by their associated mass-flow controllers to a common gas line or conduit 270 which is coupled to the gas-distribution fixture 240 inside the reaction chamber 220. Gas conduit 270 is also coupled to vacuum pump, or exhaust pump, 281 by mass-flow controller 286 to remove excess precursor gases,

5

10

15

20

purging gases, and by-product gases at the end of a purging sequence from the gas conduit.

Vacuum pump, or exhaust pump, 282 is coupled by mass-flow controller 287 to remove excess precursor gases, purging gases, and by-product gases at the end of a purging sequence from the reaction chamber 220. For convenience, control displays, mounting apparatus, temperature sensing devices, substrate maneuvering apparatus, and necessary electrical connections as are known to those skilled in the art are not shown in Figure 2A.

Figure 2B depicts a gas-distribution fixture of an atomic layer deposition chamber for processing a LaAlO<sub>3</sub> film. Gas-distribution fixture 240 includes a gas-distribution member 242, and a gas inlet 244. Gas inlet 244 couples the gas-distribution member 242 to the gas conduit 270 of Figure 2A. Gas-distribution member 242 includes gas-distribution holes, or orifices, 246 and gas-distribution channels 248. In the exemplary embodiment, holes 246 are substantially circular with a common diameter in the range of 15-20 microns; gas-distribution channels 248 have a common width in the range of 20-45 microns. The surface 249 of the gas distribution member having gas-distribution holes 246 is substantially planar and parallel to the substrate 210 of Figure 2A. However, other embodiments use other surface forms as well as shapes and sizes of holes and channels. The distribution and size of holes may also affect deposition thickness and thus might be used to assist thickness control. Holes 246 are coupled through gas-distribution channels 248 to gas inlet 244. Though the ALD system 200 is well suited for practicing the present invention, other ALD systems commercially available can be used.

The use, construction and fundamental operation of reaction chambers for deposition of films are understood by those of ordinary skill in the art of semiconductor fabrication. The present invention man be practiced on a variety of such reaction chambers without undue experimentation. Furthermore, one of ordinary skill in the art will comprehend the necessary detection, measurement, and control techniques in the art of semiconductor fabrication upon reading the disclosure.

5

10

15

20

Figure 3 depicts a flow diagram of elements of a method to process a LaAlO<sub>3</sub> film. The method can be implemented with the atomic layer deposition system of Figure 2A,B. At 305, a substrate is prepared. The substrate used for forming a transistor is typically a silicon or silicon containing material. This preparation process includes cleaning of the substrate 210 and forming layers and regions of the substrate, such as drains and sources of a metal oxide semiconductor (MOS) transistor, prior to forming a gate dielectric. The sequencing of the formation of the regions of the transistor being processed follows typical sequencing that is generally performed in the fabrication of a MOS transistor as is well known to those skilled in the art. Included in the processing prior to forming a gate dielectric is the masking of substrate regions to be protected during the gate dielectric formation, as is typically performed in MOS fabrication. In this embodiment, the unmasked region includes a body region of a transistor, however one skilled in the art will recognize that other semiconductor device structures may utilize this process. Additionally, the substrate 210 in its ready for processing form is conveyed into a position in reaction chamber 220 for ALD processing.

At 310, a precursor containing lanthanum is pulsed into reaction chamber 220. In particular, La(thd)<sub>3</sub> (thd = 2,2,6,6-tetramethl-3,5-heptanedione) is used as a source material. The La(thd)<sub>3</sub> is pulsed into reaction chamber 220 through the gas-distribution fixture 240 onto substrate 210. The flow of the La(thd)<sub>3</sub> is controlled by mass-flow controller 256 from gas source 251. The La(thd)<sub>3</sub> gas can be formed from evaporation from an open crucible held at about 170°C and provided to the gas source 251. The La(thd)<sub>3</sub> reacts with the surface of the substrate 210 in the desired region defined by the unmasked areas of the substrate 210.

At 315, a first purging gas is pulsed into the reaction chamber 220. In particular, nitrogen with a purity greater than 99.99% is used as a purging gas and a carrier gas for La(thd)<sub>3</sub>. The nitrogen flow is controlled by mass-flow controller 266 from the purging gas source 261 into the gas conduit 270. Following the purge, at 320, a first oxygen containing precursor is pulsed into the reaction chamber 220. For the lanthanum sequence using La(thd)<sub>3</sub> as the precursor, ozone gas is selected as the precursor acting as

5

10

15

20

an oxidizing reactant to form a lanthanum oxide on the substrate 210. The ozone gas is pulsed into the reaction chamber 220 through gas conduit 270 from gas source 252 by mass-flow controller 257. The ozone aggressively reacts at the surface of substrate 210.

Following the pulsing of oxidizing reactant ozone, at 325, the first purging gas is injected into the reaction chamber 220. In the La(thd)<sub>3</sub> / ozone sequence, nitrogen gas is used to purge the reaction chamber after pulsing each precursor gas. Excess precursor gas, and reaction by-products are removed from the system by the purge gas in conjunction with the exhausting of the reaction chamber 220 using vacuum pump 282 through mass-flow controller 287, and exhausting of the gas conduit 270 by the vacuum pump 281 through mass-flow controller 286.

During the La(thd)<sub>3</sub> / ozone sequence, the substrate is held between about 180 °C and about 425 °C by the heating element 230 with the reaction chamber having a reduced pressure near the substrate of 2 - 3 mbar (1.5 - 2.25 Torr). The La(thd)<sub>3</sub> pulse time ranges from about 0.5 sec to about 1.5 sec. One embodiment uses a La(thd)<sub>3</sub> pulse time of 0.8 sec, while another embodiment uses a La(thd)<sub>3</sub> pulse time of 1.0 sec. The purge pulses range from about 0.8 sec to about 3 sec. The ozone pulse times range from about 1 sec to about 3 sec, with one embodiment employing a 2 sec ozone pulse time.

At 330, a precursor containing aluminum is pulsed into the reaction chamber 220. In one embodiment of the present invention, trimethylaluminium (TMA), Al(CH<sub>3</sub>)<sub>3</sub>, is used as the aluminum containing precursor following the La(thd)<sub>3</sub> / ozone sequence. The TMA is pulsed to the surface of the substrate 210 through gas-distribution fixture 240 from gas source 253 by mass-flow controller 258. The TMA is introduced onto the lanthanum oxide film formed during the La(thd)<sub>3</sub> / ozone sequence.

At 335, a second purging gas is introduced into the system. For a TMA precursor, purified argon is used as a purging and carrier gas. The argon flow is controlled by mass-flow controller 267 from the purging gas source 262 into the gas conduit 270 and subsequently into the reaction chamber 220. Following the argon purge, at 340, a second oxygen containing precursor is pulsed into the reaction chamber 220. For the aluminum sequence using TMA as the precursor, distilled water vapor is selected

5

10

15

20

as the precursor acting as an oxidizing reactant to interact with the TMA on the substrate 210. The distilled water vapor is pulsed into the reaction chamber 220 through gas conduit 270 from gas source 254 by mass-flow controller 259. The distilled water vapor aggressively reacts at the surface of substrate 210 to form a LaAlO<sub>3</sub> film.

5

Following the pulsing of the distilled water vapor acting as an oxidizing reactant, at 345, the second purging gas is injected into the reaction chamber 200. In the TMA / distilled water vapor sequence, argon gas is used to purge the reaction chamber after pulsing each precursor gas. Excess precursor gas, and reaction by-products are removed from the system by the purge gas in conjunction with the exhausting of the reaction chamber 220 using vacuum pump 282 through mass-flow controller 287, and exhausting of the gas conduit 270 by the vacuum pump 281 through mass-flow controller 286. This completes not only the TMA/distilled water vapor sequence, but it also completes a lanthanum sequence / aluminum sequence cycle forming a LaAlO<sub>3</sub> layer having a set thickness associated with one ALD cycle.

15

10

During the TMA / distilled water vapor sequence, the substrate is held between about 350 °C and about 450 °C by the heating element 230. The reaction chamber is maintained at about 150 °C to minimize reactant condensation. The process pressure is maintained at about 230 mTorr during the pulsing of the precursor gases and at about 200 mTorr for the purging gases. Pulse times for the TMA and the distilled water vapor were about 1 sec for both precursors, with purging pulse times of about 15 secs. In one embodiment, the substrate temperature is maintained at about 350 °C for the complete La(thd)<sub>3</sub> / ozone / TMA / distilled water vapor cycle. In another embodiment, the substrate temperature is maintained at about 425 °C for the complete La(thd)<sub>3</sub> / ozone / TMA / distilled water vapor cycle.

25

20

As an alternate aluminum sequence, a DMEAA/oxygen sequence can be employed rather than the TMA / distilled water vapor sequence. The aluminum containing precursor DMEAA is an adduct of alane (AlH<sub>3</sub>) and dimethylehtylamine [N(CH<sub>3</sub>)<sub>2</sub>(C<sub>2</sub>H<sub>5</sub>)]. At 330, the DMEAA is pulsed to the substrate 210 surface form gas source 253. The DMEAA gas can be provided to gas source 253 through a bubbler-type

evaporation controlled at 25 °C. The purging and carrier gas associated with DMEAA, at 335, is hydrogen from purging gas source 262. At 340, to provide the necessary reaction at the substrate 210, oxygen as the second oxygen containing precursor is pulsed into the reaction chamber 220 from gas source 254. At 345, hydrogen purging gas is again flowed through the reaction chamber 220 from purging gas source 262.

During the DMEAA/oxygen sequence, the substrate is held between about 100°C and about 125 °C by the heating element 230. The process pressure during the DMEAA/oxygen sequence is maintained at about 30 mTorr.

In an alternate aluminum sequence using DMEAA, a DMEAA/ distilled water vapor sequence can used under the same temperature and pressure ranges as the TMA/ distilled water sequence. In an embodiment of the present invention, the substrate temperature is maintained at about 350 °C for the complete La(thd)<sub>3</sub> / ozone / DMEAA/ distilled water vapor cycle. Alternately, the complete La(thd)<sub>3</sub> / ozone / DMEAA/ distilled water vapor cycle can be performed with the substrate temperature maintained at about 425 °C.

The thickness of a LaAlO<sub>3</sub> film after one cycle is determined by the pulsing periods used in the lanthanum sequence and the aluminum sequence at a given temperature. The pulsing periods of the ALD process depend upon the characteristics of the reaction system 200 employed and the precursor and purging sources. Typically, at a given temperature, the pulsing periods can vary over a significant range above some minimum pulse time for the precursors, without substantially altering the growth rate. Once a set of periods for one cycle is determined, the growth rate for the LaAlO<sub>3</sub> film will be set at a value such as N nm/cycle. For a desired LaAlO<sub>3</sub> film thickness, t, in an application such as forming a gate dielectric of a MOS transistor, the ALD process should be repeated for t/N cycles.

At 350, it is determined whether the LaAlO<sub>3</sub> film is of the desired thickness, t. As mentioned, the desired thickness should be completed after t/N cycles. If less than t/N cycles have been completed, the process starts over at 310 with the pulsing of the precursor containing lanthanum, which in the embodiment discussed above is a La(thd)<sub>3</sub>

5

10

15

20

gas. If t/N cycles have completed, no further ALD processing is requires and the LaAlO<sub>3</sub> film, at 355, is annealed. The annealing is a final heating cycle for producing the LaAlO<sub>3</sub> film and is performed at a temperature between about 850 °C and about 950 °C to produce optimum performance as a dielectric insulator. The annealing can be performed in an oxygen or nitrogen atmosphere.

At 360, after forming the LaAlO<sub>3</sub> film, processing the device containing the LaAlO<sub>3</sub> film is completed. In one embodiment, completing the device includes completing the formation of a transistor. Alternately, completing the process includes completing the formation of a memory device having a array with access transistors formed with LaAlO<sub>3</sub> film gate dielectrics. Further, in another embodiment, completing the process includes the formation of an information handling device that uses electronic devices with transistors formed with LaAlO<sub>3</sub> film gate dielectrics. Typically, information handling devices include many memory devices, having many access transistors.

In accordance with the present invention, a LaAlO<sub>3</sub> film for use as a gate dielectric forms on body region of a transistor by the ALD process using a lanthanum/ozone/aluminum/water cycle. This cycle is the combination of a lanthanum/ozone sequence and an aluminum/water sequence. Terminating the cycle at the end of a lanthanum/ozone sequence would result in a La<sub>2</sub>O<sub>3</sub> film. Performing just an aluminum/water sequence would result in an Al<sub>2</sub>O<sub>3</sub> film.

20

25

5

10

15

In a recent article by M. Nieminen et al., <u>Applied Surface Science</u>, vol. 174, pp. 155 - 165 (2001), growth of La<sub>2</sub>O<sub>3</sub> films by ALD using a La(thd)<sub>3</sub> / ozone sequence was reported. The best results for growing La<sub>2</sub>O<sub>3</sub> films occurred for substrate temperatures above 300 °C to 400 °C. However, after processing, the films were found to be relatively unstable in ambient air. The study also found that at a processing temperature of about 250 °C, the growth rate was relatively stable at 0.36 Å per cycle as the pulse time of the La(thd)<sub>3</sub> varied from .5 to 1.5 seconds. However, the growth rate at a processing temperature of about 250 °C was significantly less if the pulse time for the ozone was less than one second. At a ozone pulse rate of 1 sec or greater, the growth rate saturated at 0.36 Å per cycle. Though the growth rate remained relatively constant at 0.36 Å per cycle

over the temperature range of about 225 °C to about 275 °C, the growth rate was found to increase with deposition temperature. At about 350 °C, the growth rate was interpolated to be about 0.65 Å per cycle, while at about 425 °C, the growth was interpolated to be about 1.48 Å per cycle. However, as noted above, the film thickness is linear with respect to the number of deposition cycles at a fixed processing temperature.

In a recent article by Y. Kim et al., <u>Applied Physics Letters</u>, vol. 71 (25), pp. 3604 - 3606 (1997), growth of Al<sub>2</sub>O<sub>3</sub> films by ALD using a TMA / distilled water vapor sequence was reported. With the substrate temperature maintained at 370 °C, and the pulsing time for the TMA and the distilled water vapor set each at 1 second, the growth rate for the Al<sub>2</sub>O<sub>3</sub> films was determined to be about 0.19 nm per cycle. This growth rate was determined to be the same for TiN, Si, and SiO<sub>2</sub> substrates. An Al<sub>2</sub>O<sub>3</sub> growth rate of 24.4 Å per cycle at 100 °C by ALD using DMEAA and oxygen as precursors was reported in a recent article by C. Jeong et al., <u>Japanese Journal of Applied Physics</u>, vol. 40 part 1 no. 1, pp. 285 - 289 (2001). Typically, Al<sub>2</sub>O<sub>3</sub> films formed by ALD are amorphous.

A LaAlO<sub>3</sub> dielectric film will have a dielectric constant in the range of about 21 to about 25. However, a dielectric film containing LaAlO<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>, and La<sub>2</sub>O<sub>3</sub> will have a dielectric constant ranging from the dielectric constant of Al<sub>2</sub>O<sub>3</sub>, 9, to the dielectric constant of La<sub>2</sub>O<sub>3</sub>, 30. By controlling the number of cycles of the lanthanum sequence and the number of cycles of the aluminum sequence, the amount of lanthanum and aluminum deposited on the surface region of a substrate can be controlled. Thus, a dielectric film formed by ALD using a lanthanum sequence and a aluminum sequence can be formed with a composition containing selected or predetermined percentages of LaAlO<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>, and La<sub>2</sub>O<sub>3</sub>, in which case the effective dielectric constant of the film will be selected or predetermined in the range from 9 to 30. A dielectric film formed in accordance with the present invention containing almost entirely LaAlO<sub>3</sub> will have a dielectric constant in the range of about 21 to about 25. Furthermore, using an aluminum sequence subsequent to a lanthanum sequence, the resulting dielectric containing LaAlO<sub>3</sub> should be amorphous.

5

10

15

20

In addition to separately controlling the number of cycles of the lanthanum sequence and the aluminum sequence in the ALD process, a dielectric film containing LaAlO<sub>3</sub> can be engineered with selected characteristics by also controlling precursor materials for each sequence, processing temperatures and pressures for each sequence, individual precursor pulsing times, and heat treatment at the end of the process, at the end of each cycle, and at the end of each sequence. The heat treatment may include in situ annealing in various atmospheres including argon, nitrogen, and oxygen. The pulsing times for precursors range from about 0.5 sec to about 2 to 3 sec, though longer pulses can be employed. Typically, pulsing times for purging gases will range from a time equal to its associated precursor pulse time to an order of magnitude larger than the associated precursor pulse time in order than all excess material and by-products be purged from the reaction system. Generally, the pulsing times for purging gases will range from about one sec to about 30 seconds. The growth rates for an engineered LaAlO<sub>3</sub> containing film will be controlled by the growth rates of the individual sequences and typically can be from about .72 Å per cycle to about 25 Å per cycle. Other growth rates may also be attained.

A range of equivalent oxide thickness,  $t_{eq}$ , attainable in accordance with the present invention is associated with the capability to provide a composition having a dielectric constant in the range form about 9 to about 30, and the capability to attain physical film thickness in the range of from about 0.5 to about 50 nm and above. The  $t_{eq}$  range in accordance with the present invention are shown in the following

	Physical Thickness	Physical Thickness	Physical Thickness
	t = 0.5  nm  (5  Å)	t = 1.0  nm (10  Å)	t = 50  nm  (500  Å)
κ	t <sub>eq</sub> (Å)	t <sub>eq</sub> (Å)	t <sub>eq</sub> (Å)
9	2.17	4.33	216.67
21	.93	1.86	92.86
25	.78	1.56	78
30	.65	1.3	65

25

5

10

15

LaAlO<sub>3</sub> in a bulk form at room temperature has a nearly cubic perovskite crystal structure with a lattice constant of 0.536 nm. Fortunately, the films grown by ALD have an amorphous form, though it is expected that a dimension for a monolayer of LaAlO3 is related to its lattice constant in bulk form. At a physical thickness about .5 nm, t<sub>eq</sub> would be expected to range from about 2.2 Å to about 0.65 Å for the dielectric constant ranging from 9 to 30. For a layer of essentially LaAlO<sub>3</sub>, t<sub>eq</sub> would be expected to range from about 0.93 Å to about 0.78 Å for a physical layer of 0.5 nm. The lower limit on the scaling of a layer containing LaAlO<sub>3</sub> would depend on the monolayers of the film necessary to develop a full band gap such that good insulation is maintained between an underlying silicon layer and an overlying conductive layer to the LaAlO<sub>3</sub> film. This requirement is necessary to avoid possible short circuit effects between the underlying silicon layer and the overlying conductive layer. For a substantially LaAlO<sub>3</sub> film having a thickness of approximately 2 nm,  $t_{eq}$  would range from about 3 Å to about 3.7 Å. From above, it is apparent that a film containing LaAlO<sub>3</sub> can be attained with a t<sub>eq</sub> ranging from 1.5 Å to 5 Å . Further, such a film can provide a  $t_{eq}$  significantly less than 2 or 3 Å, even less than 1.5 Å.

The novel process described above provides significant advantages by performing atomic layer deposition with a lanthanum sequence/ aluminum sequence deposition cycle. Further, by independently controlling the various parameters for each sequence a gate dielectric with a selected dielectric constant can be formed. Additionally, the novel process can be implemented to form transistors, memory devices, and information handling devices.

A transistor 100 as depicted in Figure 1 can be formed by forming a source/drain region 120 and another source/drain region 130 in a silicon based substrate 110 where the two source/drain regions 120, 130 are separated by a body region 132. The body region 132 separated by the source/drain 120 and the source/drain 130 defines a channel having a channel length 134. A LaAlO<sub>3</sub> film is formed by ALD by pulsing a lanthanum containing precursor into a reaction chamber containing the substrate 110, pulsing a first oxygen containing precursor into the reaction chamber, pulsing an aluminum containing

5

10

15

20

precursor into the reaction chamber, and pulsing a second oxygen containing precursor into the reaction chamber. Each precursor is pulsed into the reaction chamber for a selected time period. A length of time for pulsing each precursor is selected according to the precursor used. Between each precursor pulsing, precursor excess and reaction by-products are removed from the reaction. The LaAlO<sub>3</sub> film thickness is controlled by repeating for a number of cycles the pulsing of the lanthanum containing precursor, the first oxygen containing precursor, the aluminum containing precursor, and the second oxygen containing precursor until the desired thickness for film 140 containing LaAlO<sub>3</sub> is formed on the body region. A gate is formed over the gate dielectric 140. Typically, forming the gate includes forming a polysilicon layer, though a metal gate can be formed in an alternative process. Forming the substrate, source/region regions, and the gate is performed using standard processes known to those skilled in the art. Additionally, the sequencing of the various elements of the process for forming a transistor is conducted with standard fabrication processes, also as known to those skilled in the art.

The method of forming a LaAlO<sub>3</sub> film by ALD as a gate dielectric in accordance with the present invention can be applied to other transistor structures having dielectric layers. For example, the structure of Figure 4 depicts a transistor 400 having a silicon based substrate 410 with two source/drain regions 420, 430 separated by a body region 432. The body region 432 between the two source/drain regions 420, 430 defines a channel region having a channel length 434. Located above the body region 432 is a stack 455 including a gate dielectric 440, a floating gate 452, a floating gate dielectric 442, and control gate 450. The gate dielectric 440 is formed in an ALD process according to the teachings of the present invention as described above with the remaining elements of the transistor 400 formed using processes known to those skilled in the art. Alternately, both the gate dielectric 440 and the floating gate dielectric 442 can be formed by ALD in accordance with the present invention as described above.

Transistors created by the methods described above may be implemented into memory devices and information handling devices as shown in Figures 5-7 and described below. While specific types of memory devices and computing devices are shown below,

5

10

15

20

it will be recognized by one skilled in the art that several types of memory devices and information handling devices could utilize the invention.

A personal computer, as shown in Figures 5 and 6, include a monitor 500, keyboard input 502 and a central processing unit 504. The processor unit 504 typically includes microprocessor 606, memory bus circuit 608 having a plurality of memory slots 612(a-n), and other peripheral circuitry 610. Peripheral circuitry 610 permits various peripheral devices 624 to interface processor-memory bus 620 over input/output (I/O) bus 622. The personal computer shown in Figures 5 and 6 also includes at least one transistor having a gate dielectric according to the teachings of the present invention.

Microprocessor 606 produces control and address signals to control the exchange of data between memory bus circuit 608 and microprocessor 606 and between memory bus circuit 608 and peripheral circuitry 610. This exchange of data is accomplished over high speed memory bus 620 and over high speed I/O bus 622.

Coupled to memory bus 620 are a plurality of memory slots 612(a-n) which receive memory devices well known to those skilled in the art. For example, single inline memory modules (SIMMs) and dual in-line memory modules (DIMMs) may be used in the implementation of the present invention.

These memory devices can be produced in a variety of designs which provide different methods of reading from and writing to the dynamic memory cells of memory slots 612. One such method is the page mode operation. Page mode operations in a DRAM are defined by the method of accessing a row of a memory cell arrays and randomly accessing different columns of the array. Data stored at the row and column intersection can be read and output while that column is accessed. Page mode DRAMs require access steps which limit the communication speed of memory circuit 608. A typical communication speed for a DRAM device using page mode is approximately 33 MHZ.

An alternate type of device is the extended data output (EDO) memory which allows data stored at a memory array address to be available as output after the addressed column has been closed. This memory can increase some communication speeds by

5

10

15

20

allowing shorter access signals without reducing the time in which memory output data is available on memory bus 620. Other alternative types of devices include SDRAM, DDR SDRAM, SLDRAM and Direct RDRAM as well as others such as SRAM or Flash memories.

5

Figure 7 is a block diagram of an illustrative DRAM device 700 compatible with memory slots 612(a-n). The description of DRAM 700 has been simplified for purposes of illustrating a DRAM memory device and is not intended to be a complete description of all the features of a DRAM. Those skilled in the art will recognize that a wide variety of memory devices may be used in the implementation of the present invention. The example of a DRAM memory device shown in Figure 6 includes at least one transistor having a gate dielectric according to the teachings of the present invention.

10

Control, address and data information provided over memory bus 620 is further represented by individual inputs to DRAM 700, as shown in Figure 7. These individual representations are illustrated by data lines 702, address lines 704 and various discrete lines directed to control logic 706.

15

As is well known in the art, DRAM 700 includes memory array 710 which in turn comprises rows and columns of addressable memory cells. Each memory cell in a row is coupled to a common word line. The word line is coupled to gates of individual transistors, where at least one transistor has a gate coupled to a gate dielectric containing LaAlO<sub>3</sub> in accordance with the method and structure previously described above. Additionally, each memory cell in a column is coupled to a common bit line. Each cell in memory array 710 includes a storage capacitor and an access transistor as is conventional in the art.

20

DRAM 700 interfaces with, for example, microprocessor 606 through address lines 704 and data lines 702. Alternatively, DRAM 700 may interface with a DRAM controller, a micro-controller, a chip set or other electronic system. Microprocessor 606 also provides a number of control signals to DRAM 700, including but not limited to, row and column address strobe signals RAS and CAS, write enable signal WE, an output enable signal OE and other conventional control signals.

Row address buffer 712 and row decoder 714 receive and decode row addresses from row address signals provided on address lines 704 by microprocessor 606. Each unique row address corresponds to a row of cells in memory array 710. Row decoder 714 includes a word line driver, an address decoder tree, and circuitry which translates a given row address received from row address buffers 712 and selectively activates the appropriate word line of memory array 710 via the word line drivers.

Column address buffer 716 and column decoder 718 receive and decode column address signals provided on address lines 704. Column decoder 718 also determines when a column is defective and the address of a replacement column. Column decoder 718 is coupled to sense amplifiers 720. Sense amplifiers 720 are coupled to complementary pairs of bit lines of memory array 710.

Sense amplifiers 720 are coupled to data-in buffer 722 and data-out buffer 724. Data-in buffers 722 and data-out buffers 724 are coupled to data lines 702. During a write operation, data lines 702 provide data to data-in buffer 722. Sense amplifier 720 receives data from data-in buffer 722 and stores the data in memory array 710 as a charge on a capacitor of a cell at an address specified on address lines 704.

During a read operation, DRAM 700 transfers data to microprocessor 606 from memory array 710. Complementary bit lines for the accessed cell are equilibrated during a precharge operation to a reference voltage provided by an equilibration circuit and a reference voltage supply. The charge stored in the accessed cell is then shared with the associated bit lines. A sense amplifier of sense amplifiers 720 detects and amplifies a difference in voltage between the complementary bit lines. The sense amplifier passes the amplified voltage to data-out buffer 724.

Control logic 706 is used to control the many available functions of DRAM 700. In addition, various control circuits and signals not detailed herein initiate and synchronize DRAM 700 operation as known to those skilled in the art. As stated above, the description of DRAM 700 has been simplified for purposes of illustrating the present invention and is not intended to be a complete description of all the features of a DRAM. Those skilled in the art will recognize that a wide variety of memory devices, including

5

10

15

20

but not limited to, SDRAMs, SLDRAMs, RDRAMs and other DRAMs and SRAMs, VRAMs and EEPROMs, may be used in the implementation of the present invention. The DRAM implementation described herein is illustrative only and not intended to be exclusive or limiting.

5

10

15

20

#### Conclusion

A gate dielectric containing LaAlO<sub>3</sub> and method of fabricating a gate dielectric contained LaAlO<sub>3</sub> are provided that produces a reliable gate dielectric having a thinner equivalent oxide thickness than attainable using SiO<sub>2</sub>. LaAlO<sub>3</sub> gate dielectrics formed using the methods described herein are thermodynamically stable such that the gate dielectrics formed will have minimal reactions with a silicon substrate or other structures during processing.

Transistors and higher level ICs or devices are provided utilizing the novel gate dielectric and process of formation. Gate dielectric layers containing LaAlO<sub>3</sub> are formed having a high dielectric constant (κ), where the gate dielectrics are capable of a t<sub>eq</sub> thinner than 5 Å, thinner than the expected limit for SiO<sub>2</sub> gate dielectrics. At the same time, the physical thickness of the LaAlO<sub>3</sub> layer is much larger than the SiO<sub>2</sub> thickness associated with the t<sub>eq</sub> limit of SiO<sub>2</sub>. Forming the larger thickness provides advantages in processing the gate dielectric. In addition forming a dielectric containing LaAlO<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>, and La<sub>2</sub>O<sub>3</sub> through controlling a lanthanum sequence and a aluminum sequence in an ALD processing of a substrate allows the selection of a dielectric constant ranging from that of Al<sub>2</sub>O<sub>3</sub> to the dielectric constant of La<sub>2</sub>O<sub>3</sub>.

25

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments, and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The

scope of the invention includes any other applications in which the above structures and fabrication methods are used. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.